module top_module(
    input a,
    input b,
    input c,
    input d,
    output out  ); 

    assign out = ~b&~c | ~a&~d | a&c&d | ~a&b&c; //化简后的

endmodule
